




₹ RADEMA

FIG. 1





2/7

FIG. 2A




FIG. 2B





FIG. 2C



## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

15992 U.S. PTO

Inventor: TABARA et al.
Docket No.: 12844.0045US01
Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
Serial No.: 10/682229
Sheet 3 of 7

FIG. 3





FIG. 4



Inventor: TABARA et al.
Docket No.: 12844.0045US01
Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Serial No.: 10/682229

Sheet 4 of 7

FIG. 5





FIG. 6A



PARTIALLY ETCHED polySi

FIG. 6B



**GATE OXIDE SURFACE** SURFACE MORPHOLOGY OF polySi AND GATE OXIDE









FIG. 8





Inventor: TABARA et al.
Docket No.: 12844.0045US01
Title: METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Serial No.: 10/682229

